This paper proposes a novel scheme for constructing reversible Turing machines (RTMs) via various reversible logic elements. A reversible logic element is similar to a conventional reversible logic gate, except that the element also carries a 1-bit memory that can store binary states. The usage of internal states allows much more efficient and straightforward constructions of RTMs based on reversible elements than based on reversible logic gates. In particular, a remarkable feature of our constructions is that they can operate asynchronously, whereby the clock signal, which is indispensable for synchronizing all elements as in a reversible logic circuit, can possibly be removed from the construction.
Introduction
A reversible Turing machine (RTM) is a Turing machine of which all possible configurations constitute a linear graph without branching. In other words [19] , a RTM's transition function is required to be bijective, such that the machine is unable to reach any certain configuration by transitions from different tape directions, or to reach a configuration from the same direction in two or more ways. Thus, from the current configuration (except the initial one), it can be uniquely determined what the previous configuration is, i.e, a RTM holds a kind of ''backward determinism''.
It is known that reversible Turing machines can be built from various reversible technologies, e.g., reversible logic gate [8] , the Billiard-Ball Model [17] , reversible cellular automaton [22] , DNA Polymer [26] , etc. In addition, a reversible logic element resembles a reversible logic gate, in the sense that both of them comprise an equal number of input and output lines, except that the former also carries a 1-bit memory while the latter does not. The operation of a reversible element is determined by a bijective function between the inputs and outputs. Morita [21] proposed a reversible logic element, called the Rotary Element (RE), and demonstrated that the RE can be used to construct explicitly a certain RTM computing the function y = 2x.
In particular, Morita's RTM consists of a Control module which serves as a finite-state machine of the RTM, connected to the right by an (infinite) array of Tape-Cell modules, each of which represents a unique cell on a (semi-infinite) tape. Here signals can be expressed as tokens, such that the binary values 0 and 1 of any input or output in conventional circuits are represented in terms of the absence and presence of a token on the corresponding line, respectively.
Although the RE enables a much simpler and more straightforward construction [21] of the RTM than to use reversible logic gates [4, 9, 18, 27, 28] , there is an obvious disadvantage in Morita's construction with respect to computing time. Actually, for the sake of accomplishing an instantaneous transition of the RTM, a token must move back and forth within the construction composed by REs, between the Control module and a Tape-Cell module that corresponds to the cell being scanned by the RTM's head. The distance between the Control module and the Tape-Cell module at the destination, however, may become arbitrarily large and even unbounded (e.g., [11] ), along with the progress of the computation. Thus, it makes sense to build an alternative construction of RTMs using reversible elements, which can work out any function in a much more efficient fashion.
In this paper, we propose a novel scheme for decomposing RTMs systematically into various reversible logic elements. For this purpose, instead of focusing on a specific RTM, our design scheme focuses on how to build a general reversible Turing machine out of reversible elements in a straightforward way. To realize a RTM, our scheme exploits a one-dimensional array of identical reversible modules that are interconnected locally and uniformly (see also [15] ) . In addition, each instantaneous transition of the RTM invokes at most one operation of a module at any time. To this extent, we show that the reversible module can be constructed using reversible logic elements with much simpler functionalities, involving a pair of mutually inverse elements which take a minimal number of input and output lines [12] . This paper is organized as follows: Sections 2 and 3 give overviews on reversible Turing machines and reversible logic elements, respectively. Section 4 describes our scheme for constructing a general RTM based on reversible elements. This paper finishes with the conclusions given in Section 5.
Reversible Turing machines
A Turing machine is a system which, in general, consists of an infinite one-dimensional tape divided into cells, and a readwrite head that accesses a single cell on the tape at any time. Each cell is able to take a symbol from a finite set of symbols. At any time, the TM is in any one of a finite set of states, and executes a transition in accordance with the machine's current state and the symbol in the cell being scanned by the head.
Formally, a Turing machine can be defined as (Q , Σ, q s , q f , F ) where Q and Σ are non-empty finite sets of states and tape symbols, respectively. q s ̸ ∈ Q is the start state and q f ̸ ∈ Q is the final (halt) state. For simplicity, let Q +s
, q] ∈ F means that when the TM is in state p and reads symbol a from the cell currently being scanned by the head, the TM writes a new symbol b on the cell, and updates its state to q. For convenience, transitions given in such form are called stationary. Likewise, a transition [p, /, d, q] ∈ F expresses that if the TM is in state p, then the TM shifts its head one cell in the left (or right) direction when d = L (resp. d = R), and changes its state to q. Hence, such transitions are called moving transitions.
Moreover, let p ⊢ * q represent that either p = q, or there are p 1 , . . . , p n ∈ Q (n ≥ 0) such 
The quadruple form of transitions in F allows a straightforward definition on the reversibility of a TM [2, 20] . Let α 1 and α 2 be two distinct transitions in F , i,e.,
In this case, α 1 and α 2 is said to overlap in domain iff p 1 = p 2 and the following (i) or (ii) holds:
Moreover, α 1 and α 2 is said to overlap in range iff q 1 = q 2 and the following (iii) or (iv) holds:
Thus, a TM (Q , Σ, q s , q f , F ) is called deterministic if no pair of transitions in F overlap in domain. In addition, a deterministic TM is called reversible if no pair of transitions in F overlap in range.
From the above definition, a shift of the read-write head of a RTM depends solely on the local state but not on the symbol read from the tape. Morita et al. [20] showed that any arbitrary reversible Turing machine can be converted systematically into an equivalent RTM which employs merely two symbols, i.e., Σ = {0, 1}. Besides, we further provide several conditions on the transitions of a RTM given in quadruple form, which can remarkably affect the efficient construction of the RTM using reversible logic elements. Let (Q , Σ, q s , q f , F ) be such a RTM that holds the following conditions:
(C1) For each p, q ∈ Q and a, b ∈ Σ,
i.e., a stationary transition must change the tape symbol on a cell.
That is, a stationary transition must be followed by a moving transition.
Since q s ⊢ * q and q ⊢ * q f for every q ∈ Q , condition C2 implies that for each stationary transition [p 1 , a, b, p 2 ] ∈ F , there are moving transitions [q 1 , /, d, p 1 ] ∈ F and [p 2 , /, d ′ , q 2 ] ∈ F where d, d ′ ∈ {L, R}. As described below, any RTM can be easily transformed into an equivalent RTM that satisfies all the above conditions.
it is easy to verify that the resulting RTM works exactly as the original RTM, of which all transitions fulfill the conditions C1 and C2.
Reversible logic elements
A logic element is a module which consists of a finite number of input and output lines. Communication between an element and other elements is done via exchanging tokens through interconnection lines among them. The binary signal values 0 and 1 of conventional logic circuits can be encoded by the absence and presence of a token on a line, respectively.
A logic element can be formalized as (I, O, Λ, λ 0 , Ψ ), where I and O are finite sets of input and output lines (I ∩O = ∅), respectively. Λ is a finite set of internal states of the element, with λ 0 ∈ Λ being the initial state. In addition, Ψ ⊆
where the element, when in state s with a token appearing on its input line a, will assimilate the token from line a, then generates a token on output line a ′ and changes its state to s ′ .
Assume a logic element (I, O, Λ, λ 0 , Ψ ). Let
be any two operations in Ψ (θ 1 and θ 2 may be the same). The element is called deterministic iff
Moreover, the element is reversible iff it is deterministic, and
Thus, each operation of a reversible element does not overlap on the left-hand side or on the right-hand side with any other operations. Apparently, reversing the input and output lines, as well as the left-hand and right-hand sides of each operation of a reversible logic element gives rise to another reversible element, which has the inverse functionality of the former (e.g. [24] ).
In this paper, we focus on reversible elements each of which has a minimal number of states, i.e., |Λ| = 2. Fig. 1 gives some useful reversible elements, among which the RT and IRT are mutually inverse to each other, so as the RD and IRD. In addition, it can be verified that the inverse element of an RE is still an RE. The case for an CDR is the same.
Realization of reversible Turing machines by reversible logic elements

A novel reversible element capable of realizing reversible Turing machines
Let A = (Q , {0, 1}, q s , q f , F ) be a reversible Turing machine that satisfies both the conditions C1 and C2 given in Section 2. For convenience, let M R , M L , S D , S R be subsets of Q defined as follows:
As mentioned in Section 2, it is obvious that
i.e., M # R and M # L contain those states in either of which the RTM's head, when moving to a cell in the right or left direction, 
states H and V are displayed by horizontal and vertical bars, respectively. Roughly speaking, when a token comes from a direction parallel to the bar, then the token will pass straight through to the opposite output line without changing the direction of the bar, e.g., from n to s ′ when the RE is in state V . When a token comes from a direction orthogonal to the bar, the token will be deflected to the right and rotate the bar 90 • , e.g., from n to w ′ when the RE is in state 
When the element is in state 0, a token arriving on input line T i does not change the state, and results in an output token on line R i ; an input token on line S i changes the state to 1, and gives rise to a token on output line R i . When the element is in state 1, a token arriving on input line T 0 reverts the state to 0, and results in an output token on line S.
will simply go on shifting without accessing the symbol on that cell. Moreover, because
The RTM A can be simulated by a one-dimensional array of identical reversible elements, called RCU (Reversible Cell Unit), that are interconnected locally in a uniform way. Here an RCU is formulated as (I A , O A , {0, 1}, 0, Ψ A ), (see Fig. 2 ),
where
Also, the set of operations Ψ A is defined in the following way.
, then include the next operation in Ψ A : (ii) For every d, e ∈ {L, R}, n(d) 
, then for each s ∈ {0, 1}, include the following operation to Ψ A :
, include the following operation to Ψ A :
In order to verify the RCU's reversibility, assume
t are two different operations in Ψ A whose right-hand sides coincident each other (the case for overlapping on left-hand side is similar). First of all, suppose n(d) < i ≤ N(d) and n(c) < j ≤ N(c), whereby τ 1 and τ 2 are uniquely produced from the transitions [q d i , /, e, q e k ] and [q c j , /, e, q e k ] in F , respectively. The reversibility of the RTM A, therefore, results in q d i = q c j , and hence, I d i = I c j . Combined with s 1 = s 2 = t (see (ii) above), this contradicts with the assumption that τ 1 ̸ = τ 2 . Next, assume Furthermore, all other cases can be verified in the similar manner. In conclusion, because of the reversibility of all transitions in F (see Section 2), no pair of operations in Ψ A overlap on left-hand side or on right-hand side, thereby our RCU is reversible. Fig. 3 gives an initial configuration of the RTM A, beneath which a one-dimensional array of RCUs that are uniformly interconnected is illustrated. In particular, the correspondence between the RCU array and cells on the tape of A is one-toone, whereby the symbol on each cell is encoded by the internal state of a corresponding TCU.
To see how the circuit in Fig. 3(b) to q c j . The case of pure moving transition on a cell can be verified easily in a similar manner. To this extent, each instantaneous transition of A on a cell can be exactly emulated by at most one operation of an RCU corresponding to that cell. As shown in Fig. 3(b) , simulation of A is started by assigning a token on input line begin of an TCU which corresponds to the cell initially scanned by the RTM's head. After that, the token will run around in the array, each time moving from one RCU to a neighboring RCU in the left or right direction, which actually simulates A working on individual cells, as described above. The whole process will be finished once an RCU in the array outputs a token to its line end, i.e, A reaches the final state q f , whereby the RTM halts.
Decomposing RCU into simpler reversible elements
Now we proceed to decompose an RCU into much simpler reversible elements, like those elements in Fig. 1 . For this purpose, let
Each input line T i of an m-Toggle is associated individually with two output lines T (i, 0) and T (i, 1), on which the arrival of a token changes the state to 1 (or 0) when the element is in state 0 (resp. 1), and results in an output token on line T (i, 0) (resp. T (i, 1)).
Each output line T i of an m-Toggle is associated individually with two input lines T (i, 0) and T (i, 1). When the element is in state 0 (or 1), the arrival of a token on input line T (i, 1) (resp. T (i, 0)) changes the state to 1 (resp. 0), and finally results in a token on output line T i . be a mapping defined as follows: ≤ N(d) . Obviously, the mapping ρ is bijective. Thus, we can obtain a composite function ρ • ϕ : Based upon these elements, we can realize an RCU in a straightforward way, as illustrated in Fig. 6 . Assume d ∈ {L, R}. Each input line I d l ∈ I A of the RCU in Fig. 6 with n(d) < l ≤ N(d) is directly connected to an output line Γ (q d l ), so as the input line begin being connected to Γ (q s ). Moreover, each input line I d i ∈ I A where 1 ≤ i ≤ n(d) is directed to an input line of the m-Toggle, which is associated with two output lines (q d i , 0) and (q d i , 1) of the m-Toggle. Likewise, each output line Γ (p S k ) ∈ O A where 1 ≤ k ≤ N(S) also serves as an output line of the Inverse m-Toggle, that is associated with two input lines (0, p S k ) and (1, 
To verify the validness of the construction in Fig. 6, for 
In addition, assume both the m-Toggle and Inverse m-Toggle are in state s, and a token arrives on input line I d i of the construction. In this case, the token changes the state of the m-Toggle from s to t, and gives rise to a token on line (q d i , s) that will be fed to the input line (t, p S k ) of the Inverse m-Toggle because µ(q d i , s) = (t, p S k ). As a result, the token also changes the Inverse m-Token from state s to state t, and finally results in a token on output line Γ (p S k ) = O c j . Thus, it can be verified that the construction in Fig. 6 actually behaves as an RCU.
Moreover, Fig. 6 stipulates that for the sake of decomposing an RCU, it is enough to realize an m-Toggle as well as an Inverse m-Toggle by means of much simpler reversible elements. To this end, Fig. 7 shows the construction of an m-Toggle using RD and 1-Toggle (or simply Toggle), along with an Inverse m-Toggle realized by IRD and Inverse Toggle. The correctness of these constructions can be easily verified, for example, as demonstrated in Fig. 8 . In addition, since both RD and Toggle, as well as their respective inverses, can be easily realized from the RE (see Fig. 9 ), it is able to obtain the RE-based construction of an m-Toggle through taking place of each RD as well as the Toggle in Fig. 7(a) by an RE. The case for an Inverse m-Toggle is similar.
As stated before, the simplest reversible elements include the RT and IRT, which have merely two input and two output lines. Obviously, the RT and IRT actually cover the functionalities of a Toggle and Inverse Toggle, respectively. In addition, Fig. 7(a) . Roughly speaking, suppose a token arrives on an input line T i where
This token will be fed to input line S of the i-th RD from the top, thereby it will change the RD's state to 1 and be transferred to output line T 0 of the RD, whereas all other RDs remain in state 0 (the initial state). After that, the token will eventually arrive at the Toggle at the bottom, change its state from 0 (or 1) to 1 (resp. 0) if the (m-)Toggle is in state 0 (resp. 1), and finally return to the i-th RD from the element's input line R 0 (resp. R 1 ). The token, therefore, will revert the i-th RD's state to 0, and give rise to an output on line T (i, 0) (resp. T (i, 1)). Thus, it is easy to verify that the construction works exactly in the same way as an m-Toggle. 10 . Realizations of (a) RD and (a') IRD using RT, IRT and CDE, in either of which all RTs and IRTs being in state 0 (or 1) represents that the RD or IRD is in state 0 (resp. 1). Like the Inverse m-Toggle in Fig. 7 , an IRT is obtained by exchanging the input and output lines, as well as reversing the functionality of each element in an RT's construction, except that the inverse of a CDE remains a CDE. (b) Construction [12] of CDE by RT and IRT.
though Fig. 9 suffices to prove that an RD and IRD can be constructed from RT and IRT [12] , both constructions can be made much more efficient by using these elements directly, as shown in Fig. 10 , rather than based on the construction of an RE by RT and IRT. Moreover, a typical sequence of the RD processing an input token is illustrated in Fig. 11 , via which the correctness of the construction in Fig. 10 can be easily verified. As a result, the RT and IRT can be used to construct an m-Toggle as well as an Inverse m-Toggle, and so as the RCU. Fig. 11 . Trace of a token arriving on input line R 1 of an RD's construction in Fig. 10(a) , when the RD is in state 1.
Conclusions
In this paper, we presented a new scheme for constructing reversible Turing machines with one tape and two symbols based on reversible logic elements. For this purpose, we imposed several conditions on the transitions of RTMs, which allow for decomposing any RTM into a network of reversible elements efficiently in a systematical way. In particular, our construction is composed by a linear chain of identical reversible modules that are locally and uniformly interconnected with each other, resembling a one-dimensional cellular array. Such regular and uniform construction of a RTM not only can account for the profound overhead in computing time caused by the heterogeneous structure of the previous construction [21] , but also might contribute to the potential of array-structured computers [1, 25] . Furthermore, each module in the construction can be built from various reversible elements each of which has much simpler functionality than the module.
Because at most one token will run around in the construction of a RTM at all times, delays involved in the operation of any element or in the transmission of the token on any line do not disturb the correct computation of the RTM [21, 12] . Thus, our construction of a RTM can operate in a clockless (asynchronous) mode (see also [14] ). Reversibility not only promises in principle the possibility of computers with zero dissipation [2, 5, 7, 16, 23] , but is also essential for quantum [6] and fluctuation-based [3, 13, 14] computing. As with reversibility, asynchronicity tends to reduce power consumption and energy dissipation [10] , it is yet due to different reasons: Though reversible systems reduce power consumption by preventing entropy loss, reversible systems do so by keeping all idle elements in a sleeping state.
Finally, although 1-tape, 2-symbol reversible Turing machines are indeed universal [20] , it might make sense to conceive the construction of more general RTMs that can take an arbitrary number of tape symbols. Nevertheless, such construction may possibly be achieved by replacing each RCU module in the construction in Fig. 3(b) with a reversible component, provided that the component contains more internal states and more complicated operations. The use of more states, on the other hand, tends to hinder the effective decomposition of the component into reversible logic elements with 1-bit memory. As a detailed analysis of this respect is beyond the scope of this paper, further investigations are left for future studies.
